



PFC Boost Module with N-channel Power MOSFET and SiC SBD


PRODUCT SUMMARY		
V_{DS} (V) at T_J max.	700	
$R_{DS(on)}$ max. at 25°C (mΩ)	$V_{GS}=10V$	180
V_f max at at 25°C (SiC SBD)	$I_f=10A$	1.2V
Configuration	MOSFET+ SiC SBD	

Features

- New Technology For PFC Module
- New package design with compliance to To-247 body dimensions but 5 pins
- Heatsink isolated to all pins
- $ID=20A(V_{GS}=10V)$
- RoHS Compliant

Applications

- High efficiency Power factor correction (PFC) design for Switching Mode Power Supplies (SMPS)



ORDERING INFORMATION	
Device	SP5A65R18010G
Device Package	TO-247-5
Marking	65R18010

ABSOLUTE MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$, unless otherwise noted)			
Parameter	Symbol	Limit	Unit
Drain to Source Voltage	V_{DSS}	650	V
Continuous Drain Current (@ $T_C=25^\circ\text{C}$)	I_D	20 ⁽¹⁾	A
Continuous Drain Current (@ $T_C=100^\circ\text{C}$)		13 ⁽¹⁾	A
Drain current pulsed ⁽²⁾	I_{DM}	60 ⁽¹⁾	A
Gate to Source Voltage	V_{GS}	± 30	V
Single pulsed Avalanche Energy ⁽³⁾	E_{AS}	400	mJ
MOSFET dv/dt ruggedness (@ $V_{DS}=0\sim 400V$)	dv/dt	25	V/ns
Peak diode Recovery dv/dt ⁽⁴⁾	dv/dt	15	V/ns
Total power dissipation (@ $T_C=25^\circ\text{C}$)	P_D		W
Derating Factor above 25°C		0.3	W/°C
Operating Junction Temperature & Storage Temperature	T_{STG}, T_J	-55 to + 150	°C
Maximum lead temperature for soldering purpose ⁽⁵⁾	T_L	260	°C
Mounting torque ⁽⁵⁾		0.4~0.6	N.m

Notes

1. Drain current is limited by maximum junction temperature.
2. Repetitive rating : pulse width limited by junction temperature.
3. $L = 50\text{mH}$, $I_{AS} = 4A$, $V_{DD} = 50V$, $R_G=25\Omega$, Starting at $T_J = 25^\circ\text{C}$
4. $I_{SD} \leq I_D$, $di/dt = 100A/\mu\text{s}$, $V_{DD} \leq 480V$, Starting at $T_J = 25^\circ\text{C}$
5. Mounting consideration for TO220 Fullpack:
M3 screw plus flat washer is suggested, free of burr between devices and contact area, the devices are to be mounted to a hole not larger than 3.6mm in contact diameter (chamfer included).



THERMAL CHARACTERISTICS			
Parameter	Symbol	Value	Unit
Thermal resistance, Junction to case	R_{thjc}	0.3	°C/W
Thermal resistance, Junction to ambient	R_{thja}	45	°C/W

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise specified)						
Parameter	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
Drain to source breakdown voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	650	--	--	V
Breakdown voltage temperature coefficient	$\Delta BV_{DSS} / \Delta T_J$	$I_D=250\mu A$, referenced to 25°C	--	0.7	--	V/°C
Drain to source leakage current	I_{DSS}	$V_{DS}=650V, V_{GS}=0V$	--	--	1	μA
		$V_{DS}=650V, T_C=125^\circ\text{C}$	--	--	10	μA
Gate to source leakage current, forward	I_{GSS}	$V_{GS}=30V, V_{DS}=0V$	--	--	100	nA
Gate to source leakage current, reverse		$V_{GS}=-30V, V_{DS}=0V$	--	--	-100	nA
On Characteristics						
Gate threshold voltage	$V_{GS(TH)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2.5	3.5	4.5	V
Drain to source on state resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=10A$	--	160	180	m Ω
Forward Transconductance	G_{fs}	$V_{DS} = 20 V, I_D = 10A$	--	14	--	S
Dynamic Characteristics						
Input capacitance	C_{iss}	$V_{GS}=0V, V_{DS}=200V, f=1\text{MHz}$	--	1996	--	pF
Output capacitance	C_{oss}		--	66	--	
Reverse transfer capacitance	C_{rss}		--	7.7	--	
Turn on delay time	$t_{d(on)}$	$V_{DS}=380V, I_D=20A, R_G=18\Omega, V_{GS}=10V$	--	26	--	ns
Rising time	t_r		--	46	--	
Turn off delay time	$t_{d(off)}$		--	86	--	
Fall time	t_f		--	31	--	
Total gate charge	Q_g	$V_{DS}=520V, V_{GS}=10V, I_D=20A$	--	58	72	nC
Gate-source charge	Q_{gs}		--	16.2	--	
Gate-drain charge	Q_{gd}		--	25	--	

SiC DIODE RATINGS CHARACTERISTICS						
Parameter	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous forward current	I_F		--	--	10	A
Maximum forward current	I_{FM}		--	--	60	A
Diode forward voltage drop	V_f	$I_f=10A$	--	1.3	1.5	V
Reverse Breakdown Voltage	BV	$I_r=100\mu A$	650			V
Reverse leakage current	I_r	$B_v=650V$		5	30	μA



Fig1. Output characteristics




Fig2. On-Resistance vs. Drain Current




Fig3. Gate charge characteristics




Fig 4. Capacitance Characteristics




Fig 5. RDS(ON) vs junction temperature




Fig 6. Threshold Voltage vs Junction Temperature




Fig 7 . Safe operating area




Fig 8 . Transient thermal impedance




Fig 9 . Forward characteristics of reverse diode




Fig 10 . Transfer characteristics




Fig 11. Gate charge test circuit & waveform





Fig 12. Switching time test circuit & waveform




Fig 13. Unclamped Inductive switching test circuit & waveform





Fig 14. Peak diode recovery dv/dt test circuit & waveform





Disclaimer

- ◆ SINAI assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SINAI products described or contained herein.
- ◆ Specifications of any and all SINAI products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- ◆ In the event that any or all SINAI products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- ◆ This catalog provides information as of Aug. 2022. Specifications and information herein are subject to change without notice.